Clean up FastSimulation's handling of slice (s) LogicNets for ~15% speedup.#494

fdxmw merged 1 commit into

UCSBarchlab:developmentUCSBarchlab/PyRTL:developmentfrom

fdxmw:simfdxmw/PyRTL:simCopy head branch name to clipboard