Skip to content

Clean up FastSimulation's handling of slice (s) LogicNets for ~15% speedup.#494

Open
fdxmw wants to merge 1 commit into
UCSBarchlab:developmentfrom
fdxmw:sim
Open

Clean up FastSimulation's handling of slice (s) LogicNets for ~15% speedup.#494
fdxmw wants to merge 1 commit into
UCSBarchlab:developmentfrom
fdxmw:sim

Clean up `FastSimulation`'s handling of slice (`s`) `LogicNets` for ~…

213d1a0
Select commit
Loading
Failed to load commit list.
Sign in for the full log view

Annotations

1 warning
tests
succeeded Jul 14, 2026 in 44s