Xilinx Deep Learning IP
-
Updated
May 10, 2021 - VHDL
Xilinx Deep Learning IP
FPGA core for Darius (Taito, 1986) arcade hardware on the MiSTer platform
MD+ Patch for Darius II aka Sagaia
To associate your repository with the darius topic, visit your repo's landing page and select "manage topics."