Skip to content
View DebanjonDas's full-sized avatar

Block or report DebanjonDas

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-alu-project verilog-alu-project Public

    Parametric N-bit Arithmetic Logic Unit (ALU) supporting arithmetic, logical, shift, and comparison operations with real-time status flag generation in Verilog HDL.

    Verilog

  2. Intelligent-Traffic-Light-Controller Intelligent-Traffic-Light-Controller Public

    FSM-based Intelligent Traffic Light Controller designed and verified using Verilog HDL with adaptive signal timing, pedestrian support, emergency vehicle priority, and night mode operation.

    Verilog

  3. 32-bit-multicycle-mips-cpu 32-bit-multicycle-mips-cpu Public

    Synthesizable 32-bit multi-cycle MIPS processor core in Verilog HDL featuring an FSM controller, unified memory architecture, and verified on Xilinx Artix-7 FPGA using Vivado.

    Verilog